Regviz

NXP Semiconductors /LPC111x_LPC11Cxx /SYSCON /PDSLEEPCFG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PDSLEEPCFG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/LPC11Cxx/SYSCON/PDSLEEPCFG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0NOTUSED0 0 (POWERED)BOD_PD 0NOTUSED1 0 (POWERED)WDTOSC_PD 0 (NOTUSED2)NOTUSED2 0NOTUSED3 0NOTUSED4 0RESERVED

BOD_PD=POWERED, WDTOSC_PD=POWERED

Description

Power-down states in Deep-sleep mode

Fields

NOTUSED0

Reserved. Always write these bits as 111.
BOD_PD

BOD power-down control in Deep-sleep mode, see Table 40.

0 (POWERED): Powered

1 (POWERED_DOWN): Powered down
NOTUSED1

Reserved. Always write these bits as 11.
WDTOSC_PD

Watchdog oscillator power control in Deep-sleep mode, see Table 40.

0 (POWERED): Powered

1 (POWERED_DOWN): Powered down
NOTUSED2

Reserved. Always write this bit as 1.
NOTUSED3

Reserved. Always write these bits as 000.
NOTUSED4

Reserved. Always write these bits as 11.
RESERVED

Reserved

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data